



SC #11 Bmt
PATENTS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Yoshiaki YAMAMOTO

BOX ISSUE FEE

Serial No. 09/089,666

Allowed May 25, 2000

Filed June 3, 1998

BATCH N06

METHOD OF FABRICATING SEMICONDUCTOR
DEVICE FOR PREVENTING RISING-UP OF
SILISIDE

SUBMISSION OF FORMAL DRAWINGS

Commissioner for Patents

Washington, D.C. 20231

Sir:

In response to PTOL-37 mailed May 25, 2000, replace
the drawings originally filed with the accompanying new formal
drawings.

Respectfully submitted,

YOUNG & THOMPSON

By

Robert J. Patch
Attorney for Applicant
Registration No. 17,355
745 South 23rd Street
Arlington, VA 22202
Telephone: 703/521-2297

August 7, 2000

OS 00